求才職稱 | 資格條件 | 工作內容 | 待遇 | 工作地點 | 需求人數 |
Product Engineer
(理工科系職缺:是)
|
• E.E. related background • Good English language proficiency • Strong problem solving skill • Good communication skills • Knowledge on fab process or assembly process is a plus
|
• To be the technical owner of assigned products. • Drive and own qualification for capacity and quality improvement • Products sustaining and support on hold lots disposition • Drive continuous improvement program on yield /cost/ cycle time. • Support mass production to avoid product quality/test program issues. • Conduct various yield analysis and identify DoE to be improved • Write 8D/customer analysis request report at the agreed quality level
|
面議
|
高雄市
楠梓加工區
| 1 |
Test Engineer
(理工科系職缺:是)
|
- Majored in EE and RF background is a plus - Knowledge of programming is a Plus - Good at communicate with others - Can work under pressure
|
- Daily hold lot disposition, yield improvement, product HW interface maintenance 線上異常批處理、良率改善、測試資料分析確保測試板能夠正常運作 - Troubleshooting for test manufacturing 分析/處理線上測試資料異常之原因,並解決測試問題 - RF related products test engineer: Responsible for New Product Introduction/ Phase into production/ Sustain RF test hardware RF相關產品之測試工程師,負責新產品導入量產、維持既有產品測試板/測試程式正常運作 - SOP, OCAP document creation. 建立標準化流程及異常處理文件 - Early involve in product knowledge and co-work with worldwide testing team 有機會跨國與其他測試團隊合作
|
面議
|
高雄市
楠梓加工區
| 1 |
Manufacturing Test Engineer
(理工科系職缺:是)
|
Qualifications C/C++/Java programming language Basic knowledge of electronic circuit Basic knowledge of Electricity meter & Oscilloscope ogical analysis ability
|
Role & Responsibilities WT/FT production maintenance, issue analysis. FPC/LB maintenance, issue analysis. Testing issue debugging. FT hold lot disposition.
|
面議
|
高雄市
高雄市楠梓區楠梓科技園區楠梓加工區經四路7號
| 1 |
Process Engineer
(理工科系職缺:是)
|
Requirement : 1. Bachelor or Master's degree, major in Chemistry/ Chemical Engineering/ Material Science, or equivalent work experience. 2. Relevant working experience in multinational corporate/statistics analysis/mechanical/process or project handling is a plus 3. Business fluency in English, especially Writing and Speaking. 4. Team player, proactive, critical thinking
|
Job Description : 1. Data analysis and problem-solving to improve product quality, cost, output, and delivery 2. Process improvement for QCD by data analysis, project management, and documentation 3. Working with peer teams, passion, patience, and communication skill need to be cultivated. 4. Statistical analysis ability is preferable. 5. The job can learn the extensive knowledge of IC testing, build connection resources and develop innovative technology.
|
面議
|
高雄市
高雄市楠梓區楠梓科技園區楠梓加工區經四路7號
| 1 |
Equipment Engineer
(理工科系職缺:是)
|
- University or above education majoring in engineering or science. ME / EE background is referred. 大學以上學歷,理工背景,機械/電機尤佳 - Engagement and Good communicate with team 團隊合作上具備良好的向心力及溝通能力 - Can work under pressure and face challenge 抗壓性佳,面對挑戰 - Basic application with invertor software for the hardware design. Ex. Auto-CAD, Pro-E, 3DMAX 具備基本機械繪圖能力 - Well versed in the office software(powerpoint/word/execl). 微軟相關軟體使用 - Less than 2 years of working experience
|
- Data analysis to ensure handler work on baseline. Ex. MCBA, index time, temperature control and HW interface maintenance 資料分析確保機台運作在基準條件, 包含作動不順, 作動時間, 溫度控制, 及機台介面維護 - SOP, OCAP, PM document creation. 建立標準化流程,異常處理文件,及保養維護文件 - Responsible for the performance of handler. 負責機台性能及相關報告 - Handle the improvement project on handler. 持續進行機台的改善計畫 - Management recipes of handler and spare parts 機台參數管理及備品管理 - Provide technology and operation training to shift assistant engineer and operators in manufacture lines to support production smoothly. 訓練助理工程師與作業員以利生產線順利運作 - Co-work with worldwide handler team for evaluation/improvement 與其他機台團隊跨國合作, 導入評估, 問題改善
|
面議
|
高雄市
高雄市楠梓區楠梓科技園區楠梓加工區經四路7號
| 1 |
Packaging Engineer
(理工科系職缺:是)
|
University or above education majoring in engineering or science. Good at communicate with others. Good English skill. Willing to take challenge.
|
Pre-assembly process development with recipe optimization and process windowing validation for NTI (New Tech. Introduction)/NPI (New Product Introduction) so as to ensure smooth ramp up and successful mass production. New Pre-assembly material evaluation and release. New process/technology development (DbG/Plasma dicing....etc). Pre-assembly Tech. supports for Subcons. Specification creation/update, working together with global team.
|
面議
|
高雄市
高雄市楠梓區楠梓科技園區楠梓加工區經四路7號
| 1 |
Supply Chain Planner
(理工科系職缺:否)
|
Education o Degree in business administration, industrial engineering or information management (preferable) Personal Requirements o Integral working and thinking style o Analytical thinking o Independence / problem solving o Team player with good cooperation and information conduct
|
Supply Chain Modeling S&OP Support Order Management Improvements / PDCA
|
面議
|
高雄市
高雄市楠梓區楠梓科技園區楠梓加工區經四路7號
| 1 |
Quality Engineer
(理工科系職缺:是)
|
B.S/M.S Degree in Engineering and Science Background 0~24 months working experience Good at English communication Curiosity and Take initiative Ability to resolve problem Quick Learner and Courage Commitment to make thing done with good quality
|
Manage complaint handling. Provide product quality risk assessments associated with changes or manufacturing non-conformities. Provide customer quality support for assigned products and prepare customer quality documentation. Lead 8D improvement teams, 3x5 Why teams and support customer and internal Quality improvement programs and projects. Analyze quality relevant data for improvement opportunities and derive improvement recommendations with priority indication.
|
面議
|
高雄市
高雄市楠梓區楠梓科技園區楠梓加工區經四路7號
| 1 |
Software Engineer
(理工科系職缺:是)
|
Job Requirement 1. MS in EE, CE, or CS 2. Software development, testing & troubleshooting skills 3. Knowledge of Bluetooth/BLE/802.15.4 is a plus 4. Experience on Linux / Android / Windows Wi-Fi driver programming is a plus 5. Experience on real-time OS (FreeRTOS / ThreadX) programming is a plus 6. Knowledge of ARM assembly is a plus 7. Experience with low level silicon bring-up and silicon validation is a plus 8. Experience with UART/PCIe/USB/SDIO bus interface is a plus 9. Team player and excellent interpersonal, communication and writing skills 10. Independent, self-motivated and willing to learn
|
Job Descriptions 1. Implement and maintain standard based and non-standard based Bluetooth/BLE/802.15.4 features for IOT and automotive products. 2. Bluetooth/BLE/802.15.4 SoC bring up and technical issue solving. 3. Work with the off-shore teams in various locations for all aspects of projects. 4. Support tier-1 customer on-site as needed.
|
面議
|
臺北市
台北市南港區三重路66號6F-6
| 1 |
Software Quality/ Test Engineer
(理工科系職缺:是)
|
Educational background: CS, information management
|
The candidate will be responsible for defining test requirements and test procedures, work with an existing team of individual contributors to test NXP WiFi SoCs in Client reference designs The candidate will be responsible for the execution of these testcases and tracking of WiFi product quality individually as well as with the team. This includes functional, performance, stress, use case interoperability, industry standard conformance test cases. The candidate will work closely with development engineers, other validation engineers, application engineers, marketing personnel and in some cases directly with the customer to understand the specifics of the product, its requirements and its intended usage to develop in-depth validation test plans and execute these test plans independently.
|
面議
|
臺北市
台北市南港區三重路66號6F-6
| 1 |
SOC Design Engineer
(理工科系職缺:是)
|
Educational background : EE
|
The wireless SOC design team is seeking passionate, driven and intellectually curious engineers to join our development team covering, RTL coding, IP integration, design quality assurance, synthesis and STA for our projects. This team will be involved in numerous projects within NXP developing wireless silicon. We are responsible for delivering SoC design to perform complex, high-performance functions in the most effective way while ensuring silicon quality. In this important role on the team, you will responsible to: • Continue to assess and then refine the implementation for area, power and performance. • Integration of a various functional blocks into SoC. • Define, Implement, Deploy new methodologies • Develop synthesis script • Work with physical design team to close and sign-off timing
|
面議
|
新竹市
新竹市東區關新路27號12樓 (藍海大樓)
| 1 |
Digital Design Verification Engineer
(理工科系職缺:是)
|
Job Qualifications • BSEE of verification / design experience. • Working knowledge of state of the art EDA tools • Strong background in design and verification languages and methodologies (e.g. Verilog, System Verilog, UVM). • Solid scripting skills (Python or Perl or TCL). • Fluent in English.
|
Responsible for • Defining the verification plan in cooperation with chip lead, AMS verification and application engineers • Developing the UVM simulation environment: drivers, monitors, checkers, assertions and score board. • Working with WREAL behavior models for analog functions provided by AMS verification team. • Developing and running top-level simulations according to the verification plan • Preparing and holding design verification reviews • Creating and maintaining regression test suites • Involve in defining and driving design and verification methodologies
|
面議
|
新竹市
新竹市東區關新路27號12樓 (藍海大樓)
| 1 |
Digital IC Design Engineer
(理工科系職缺:是)
|
Requirements: - BS or MS/PhD in EE or related discipline - Passionate about digital IC design - Fluent on RTL coding in Verilog/SystemVerilog - Knowledge on digital logic design, DSP and communication - Experiences in WiFi or other communication standard a plus
|
Successful candidate for this position would be joining our WiFi digital baseband team in delivering best-in-class WiFi products. Duties include but not limited to: - RTL coding, verification and documentation - Area/power optimization and design trade-off analysis - Develop micro-architecture of DSP blocks - Script development and design automation - Logic synthesis and timing closure
|
面議
|
新竹市
新竹市東區關新路27號12樓 (藍海大樓)
| 1 |