求才職稱 | 資格條件 | 工作內容 | 待遇 | 工作地點 | 需求人數 |
Firmware Engineer
(理工科系職缺:是)
|
科系要求:資訊工程、電機電子工程、通信學類
|
負責USB USB4/PD Controller, DP/HDMI 韌體開發與 USB USB4/PD and DP/HDMI ASIC驗證。 1. Work with USB4/PD Controller, DP/HDMI ASIC designers for FPGA/ASIC trace analysis, debugging and validation. 2. USB USB4/PD controller, DP/HDMI FW development, ASIC function and system function validation. 3. Compliance/compatibility test/debugging and customer support.
|
面議
|
新北市
新店區
| 2 |
Analog Design Engineer
(理工科系職缺:是)
|
科系要求:電機電子工程相關
|
具有類比IC設計經驗或相關科系/所畢業。 1. Familiar with High-Speed Transceiver Designs, CDR/PLL, ADC/DAC, Delta-Sigma Modultors, DC-DC Converters, or Linear Regulators. 2. USB, DP, HDMI, PCIe or SATA experience is a plus.
|
面議
|
新北市
新店區
| 2 |
Logic Design Engineer
(理工科系職缺:是)
|
科系要求:電機電子工程、資訊工程相關
|
1. USB4/USB3/DP/HDMI/PCIe or high speed serial IO controller development. 2. IP integration and going with Design quality check flows (e.g. Lint/CDC/Synthesis/LEC …). 3. Familiar with Xilinx FPGA implementation flow for bit file generation. 4. Experience in Xilinx FPGA GTY/GTM Transceivers Controlling is a plus. 5. Familiar with Advanced Node Low Power Serial Link and IO/Network Architecture.
|
面議
|
新北市
新店區
| 2 |
Logic Verification Engineer
(理工科系職缺:是)
|
科系要求:電機電子工程、資訊工程相關
|
1. USB4/USB3/DP/HDMI/PCIe IPs, and Whole Chip Verification. 2. Familiar with System Verilog and UVM. 3. Capable of setting up the testbench for different purpose and scope (IP, Partition, or whole chip). 4. Develop verification plan for improving coverage holes on each IP. 5. Develop Bus Functional Model (BFM), assertions, and cover groups to verify in-house interface/design.
|
面議
|
新北市
新店區
| 2 |
業務專員
(理工科系職缺:不拘)
|
1. 大學畢業以上,理工相關科系背景尤佳。 2. 對電子半導體業有興趣者。
|
1. 定期拜訪客戶、維繫穩定客戶關係,掌握客戶狀態。 2. 負責國內業務接洽、客戶服務。 3. 負責業務推展,傳達及說明公司各項業務訊息、活動及產品。 4. 提供售後服務,解決客戶端之問題,給予完善的處理。
|
月薪:35000 - 35000
|
新北市
新店區
| 1 |